Saxo Access Indkøbskurv
On-Chip Training NPU - Algorithm, Architecture and SoC Design (e-bog) af Yoo, Hoi-Jun
Yoo, Hoi-Jun

On-Chip Training NPU - Algorithm, Architecture and SoC Design e-bog

1167,65 DKK
Unlike most available sources that focus on deep neural network (DNN) inference, this book provides readers with a single-source reference on the needs, requirements, and challenges involved with on-device, DNN training semiconductor and SoC design. The authors include coverage of the trends and history surrounding the development of on-device DNN training, as well as on-device training semicondu…
Unlike most available sources that focus on deep neural network (DNN) inference, this book provides readers with a single-source reference on the needs, requirements, and challenges involved with on-device, DNN training semiconductor and SoC design. The authors include coverage of the trends and history surrounding the development of on-device DNN training, as well as on-device training semiconductors and SoC design examples to facilitate understanding.
E-bog 1167,65 DKK
Kan læses i vores apps til iPhone/iPad og Android. Kan læses i iBooks, på PC, Kindle og PocketBook
Forfattere Yoo, Hoi-Jun (forfatter)
Forlag Springer
Udgivet 27.07.2023
Genrer TJFC
Sprog English
Format pdf
Beskyttelse LCP
ISBN 9783031342370

Unlike most available sources that focus on deep neural network (DNN) inference, this book provides readers with a single-source reference on the needs, requirements, and challenges involved with on-device, DNN training semiconductor and SoC design. The authors include coverage of the trends and history surrounding the development of on-device DNN training, as well as on-device training semiconductors and SoC design examples to facilitate understanding.